001 |
|
162529 |
010 |
1
|
|a97801237436|dNT$2892|b640 (hbk. : alk. paper)
|
010 |
1
|
|a0123743648|b(hbk. : alk. paper)
|
020 |
|
|aus|aGBA890529
|
020 |
|
|aus|b2008041788
|
100 |
|
|a20080919s2009 ne a0engb 001
|
101 |
0
|
|aeng
|
102 |
|
|ane
|
105 |
|
|aa a 001yy
|
200 |
1
|
|aElectronic design automation|esynthesis, verification, and test|fedited by Laung-Terng Wang, Yao-Wen Chang, Kwang-Ting (Tim) Cheng
|
210 |
|
|aAmsterdam|aBoston|cMorgan Kaufmann|dc2009
|
215 |
1
|
|axxxv, 934 p|cill|d25 cm
|
225 |
2
|
|aMorgan Kaufmann series in systems on silicon
|
320 |
|
|aIncludes bibliographical references and index
|
410 |
0
|
|12001 |aMorgan Kaufmann series in systems on silicon
|
517 |
1
|
|asynthesis, verification, and test
|
606 |
|
|2lc|aElectronic circuit design|xData processing
|
606 |
|
|2lc|aComputer-aided design
|
676 |
|
|a621.39/5|v22
|
680 |
|
|aTK7867|bE4227 2009
|
702 |
1
|
|aWang|bLaung-Terng
|
702 |
1
|
|aChang|bYao-Wen|f1966
|
702 |
1
|
|aCheng|bKwang-Ting|f1961
|
801 |
0
|
|acw|bBIB|c20080919
|
801 |
1
|
|acw|bDLC|c20080919
|